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The Control of Switching dc-dc 
Converters -A General LQR 
Problem 
Frank H. F. Leung, Peter K. S .  Tam, Member, ZEEE, and C .  K. Li, Member, ZEEE 
Absstract-The control of switching dc-dc converters is reviewed. 
Regarding it as a general linear quadratic regulator (LQR) problem, an 
innovative optimal and robust digital controller is proposed. The control 
strategy adopted can achieve good regulation, rejection of modest 
disturbances, and more significantly, the ability to cater to switching 
converters with RHP zeroes. This controller design is a general ap- 
proach that is applicable to all PWM-type dc-dc converters with their 
circuit topologies known or unknown. Modern CAD techniques are 
used to reach the final control law. Application to a published Cuk 
converter is illustrated as an example, and the performance evaluation is 
given. 
I. INTRODUCTION 
INCE the past two decades, switch-mode power regulators S have been developed into lightweight, highly efficient dc 
power sources, and the switching dc-dc converters have raised 
an upsurge of research interest in the area of their modeling, 
analysis, and the search of an optimal topology. Among the 
various types of dc-dc converters, the pulse-width modulated 
(PWM) ones constitute by far the largest group and will be 
considered in this paper. 
Despite the great effort delivered to the researches on switch- 
mode power supplies, the control aspect of dc-dc converters has 
received intensive investigation only in recent years. There are 
two main reasons: First, the problem of control usually requires 
good modeling and analysis for the converters, and time is 
needed to let this research reach maturity; second, the wide 
range of circuit topologies of switching converters makes the 
problem of control, using conventional design, complicated and 
somewhat topology dependent. In particular, the problem will 
become more difficult when the switching converters have open- 
loop zeroes in the right-hand side of the s plane (i.e., the 
converters are nonminimum phase plants). 
This paper aims to tackle the problem of controlling PWM-type 
switching dc-dc converters with emphasis on generality. A gen- 
eral approach to designing digital controllers for switching con- 
verters, independent of circuit topologies and locations of their 
open-loop poles and zeroes, will be proposed. Based on this 
approach, one even need not know the actual circuits or their 
ways of operation. The problem will be considered systemati- 
cally from the control engineering point of view. Thanks to the 
techniques of state feedback and the theory of linear quadratic 
optimal regulator (LQR), the controller proposed will result in a 
switching regulator with good dynamic response, rejection to 
modest disturbances, and robustness. 
In Section 11, a review of some previously published work and 
the inadequacies on the control of switching dc-dc converters 
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will be given. In Section 111, the problem of control will be 
defined clearly, and the proposed design procedure of the con- 
troller will be given. The proposed control algorithm will be 
elaborated upon in Sectiqn IV. In Section V, an application 
example for a published Cuk converter, which may have RHP 
zeroes, will be illustrated, and simulation results will be pre- 
sented. 
11. REVIEW 
Investigations of basic switching converters commenced in ,the 
mid-1960’s. Over the next two decades, Middlebrook and Cuk 
made significant contributions on modeling, analysis, and gener- 
a!ization of the basic topologies [I] [2], developments on the 
Cuk converter [3], and research on integrated magnetics [4]. 
With the maturity in modeling and analysis, the control of 
switching regulators began to motivate many studies. Contribu- 
tions were made by Chetty [5 ]  and Thau [6] on the design of 
analog controllers to improve the transient response of some 
particular converters. Peracaula et al. [7] suggested the use of 
digital controllers and gave a performance comparison with the 
analog alternatives. A three-term controller was proposed by 
Daly and Tymerski [8]. In the mid-l980’s, two significant 
advancements in the closed-loop control of switching power 
converters were consolidated by the improvements on regula- 
tions and dynamic responses. They are, namely, the voltage- 
feedforward control and the current-mode (or current-pro- 
grammed) control [9]. In 1989, compensation using an analog- 
amplitude, discrete-time recursive filter was proposed [ 151. 
Despite the many publications on the control of the switching 
converters, the studies were limited to certain specific topologies 
from which a proper model (represented by differential equa- 
tions, transfer functions, state equations, or whatever) could be 
found. These previous design approaches suffer from one or 
more 
1) 
2) 
of the following weaknesses: 
The models always involve complicated mathematical ex- 
pressions, and different topologies of switching converters 
will have different model representations. Thus, the model- 
ing of the switching converter concerned becomes a spe- 
cific, complicated, and time-consuming task, which has to 
be performed prior to designing the controller. 
The common control methods rely very much on accurate 
modeling of dc-dc converters. However, the parameters of 
the converter models will vary due to many factors, and 
the sensitivity of the controller to parameter changes of the 
model is an important factor for consideration. In particu- 
lar, the problem of sensitivity to the possible migration of 
open-loop zeroes from the left-half s plane (LHP) to the 
right-half s plane (RHP) is generally not adequately ad- 
dressed. 
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3) Most of the controllers published were analog controllers 
that would be implemented using active filters and other 
analog components. The lack of flexibility, the complexity, 
and the cost of the controller will become significant 
problems when complicated control laws are implemented. 
In view of these weaknesses, this paper proposes a systematic 
and general duty-ratio control approach to PWM-type switching 
dc-dc converters that is independent of their circuit topologies. 
Special attention is delivered to situations when the switching 
converters have open-loop zeroes in the RHP. The theory of LQ 
optimal control provides a means to achieve improved transient 
response, robustness to topology changes, parameter variations, 
or modeling errors in the converter. Nowadays, with the avail- 
ability of fast DSP chips, it becomes possible to implement a 
digital controller for a switching converter that has the advan- 
tages of cost effectiveness, flexibility, and simplicity on imple- 
mentation. 
HI. DESIGN CONSIDERATION 
A .  Problem Definition 
A switching dc-dc converter can be regarded as a multiple-in- 
put single-output (MISO) plant [6] .  The output is the output 
voltage V, of the switching regulator. The control input is the 
signal represented by the PWM duty ratio D ,  where D is 
defined as the ratio of the power switch ON time to the switching 
period ( D  = TON/  T,). The converter parameters are affected 
by the input line voltage V,, and output load R, ,  which in 
conjunction with other minor variations such as EM1 and stray 
effects, constitute the external disturbance inputs to the system. 
The steady-state values of D, V,, Vi,, and R ,  constitute the 
operating point of the switching converter. As far as control is 
concerned, switching converters can be regarded as highly non- 
linear plants. Nonlinearities can be classified into three groups: 
1) topology changes due to, perhaps, high temperature or com- 
ponent failure, 2) nonlinear characteristics of the electronic 
switches (fast dynamics), and 3) nonlinear plant parameter varia- 
tions due to external disturbances (slow dynamics). To cater to 
these nonlinearities, two approaches can be adopted. 
Approach I :  Use an approximate linearized model to aver- 
age out the effects of fast dynamics. This linearized model is 
usually accurate enough within the bandwidth of interest. How- 
ever, owing to nonlinearities l) and 3) mentioned above, the 
following assumptions have to be made: 
1) The switching regulator has only one operating point. 
2) The variations in line voltage and load current are infre- 
quent and small enough to be tackled. 
3) Other disturbances or the effects of topology changes are 
small and lie within the sensitivity tolerance of the con- 
troller (i.e., the controller is adequately robust). 
Approach 2: Design a high-quality adaptive controller that is 
capable of adapting significant nonlinearities as well as catering 
to multioperating point situations. 
Comparing the above two approaches, Approach 1 is obvi- 
ously less general. The area of application using Approach I is 
narrower due to the constraints that validities of assumptions 1) 
to 3) have to be assured. Approach 2,on the other hand, is 
more general, but the design and implementation of such a 
controller requires a more advanced control theory, which is not 
as mature as Approach 1. A tradeoff has to be done between 
these two approaches. In practice, Approach I is found to be 
sufficient in many cases, and we limit the scope of this paper by 
considering Approach I only. 
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Fig. 1. Closed-loop dynamic model of a switching regulator. 
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Fig. 2. Flow diagram showing the controller design procedure for switch- 
ing dc-dc converters. 
Under Approach 1,  a linearized ac small-signal model has to 
be considered. The converter can beArepresented by the block 
diagram shown in Fig. 1, where the ‘ ’ sign is used to represent 
small ac variations about the steady-state operating point. Based 
on the linearized small-signal model, a controller will be de- 
signed to close the loop. “Small signal” is emphasized here, 
meaning that the highly nonlinear plant switching converter is 
modeled as a linear system working around its operating point. 
Perturbations to the system are assumed to be small signals such 
that the linearization can still be a valid approximation and will 
not affect overall system stability. Perturbations to the systems 
are modeled as the disturbance inputs D and D2 in the input and 
output sides of the plant, respectively. The controller is designed 
to drive the output Go to zero in the presence of these perturba- 
tions with good transient dynamics. Due to the inevitable exter- 
nal disturbances and unmeasured factors (such as topology 
changes or modeling errors) mentioned previously, the con- 
troller must be robust enough to handle variations in the plant 
parameters. 
B. Design Procedure 
The proposed design procedure can be represented by the flow 
diagram shown in Fig. 2. The first phase of circuit measurement 
shown is used to provide data for the second phase of system 
identification, and either actual data from hardware or simulated 
data from a circuit analysis package may be used. In this way, 
the dc-dc converter can be regarded as a black box, and only the 
open-loop control-to-output response data, but no other informa- 
tion, are necessary for modeling the plant. As discussed in 
Section II-A, since a small signal linearized model is assumed, 
the input data to this identification scheme ought to have small 
amplitude. Because of the nonlinearities, a large input amplitude 
will give different coefficients of the model, but this model is no 
longer a small signal linearized model. 
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After the second phase of system identification, an open-loop 
control-to-output transfer function is obtained. The system is 
then augmented to suit the controller design. Much work on 
small signal linearization and large signal control has been 
published [18], [19]. In this paper, with concerns about the 
nonlinearities, the controller design is regarded as a general 
LQR problem. The details of these phases will be elaborated 
upon in Section IV. After the controller has been designed, its 
performance may be evaluated first by software simulation and 
then by actual hardware implementation. Whenever necessary, 
further fine adjustments to the controller parameters are intro- 
duced. 
It can be seen that the whole design procedure is a general 
procedure independent of the topologies of switching converters. 
With the sophisticated computing power available today, it is 
possible to merge the first five phases shown in Fig. 2 into a 
standalone automatic CAD package. 
IV. OPTIMAL CONTROLLER DESIGN 
A .  Observer-Controller Compensator 
represented by the linearized state-space model 
The switching dc-dc converter open-loop plant can readily be 
x = A x  + B(d^+ G )  
6, = cx + D ( 2 +  G )  + G 2 .  
(1) 
( 2 )  
As far as a digital controller is concerned, the plant can be 
modelled by its discrete-time representation 
x ( k  + 1 )  = @ x ( k )  + r(d^(k) + ~ ( k ) )  (3) 
v^,(k) = C x ( k )  + D(d^(k)  + G(k)) + G2 (4) 
where x _represents the state vector of the linearized nth-order 
system, d,  CO, G, and G2 are scalar quantities representing the 
perturbed duty cycle, perturbed output voltage, input distur- 
bance, and output disturbance, respectively. The scalar D ac- 
counts for the possible link between input and output, e.g., the 
effects caused by parasitics of the energy storage components 
[16]. For the sake of generality and the fact that not all states of 
the plant are easily measurable, an observer-controller compen- 
sator is suggested [lo], assuming that the plant is controllable 
and observable. The asymptotic state observer can be repre- 
sented by the following expression: 
~ ( k  + 1 )  = ~ ( k )  + r 2 ( k )  + ~ ( v ^ , ( k )  - c q k ) )  ( 5 )  
where P denotes the observed state variables. The block dia- 
gram of the observer-controller compensator is given in Fig. 3. 
The design involves the determination of the gain vector L of 
the observer and the feedback gain vector k of the controller. 
B. Disturbances and Integral Feedback 
As mentioned in Section 111-A, the switching dc-dc converter 
is inevitably subjected to perturbations for a lot of reasons. As 
long as the disturbances are sustained and slowly varying ones 
(i.e., G(k + 1) = Lj(k)), the inclusion of a feedback path con- 
taining an integration can be used so that the closed-loop 
steady-state error is zero. To implement the integral feedback, 
the system represented by (3) and (4) has to be augmented to a 
new system as followed: 
x , ( k  + 1 )  = c p , ~ , ( k )  + r l U l ( k )  (6) 
v ^ O W  = [c  D ] x , ( k )  (7) 
Fig. 3 .  Observer-controller compensator for switching dc-dc converter. 
- -  
Fig. 4. Final control scheme for a dc-dc converter. 
where 
x , ( k )  = [ x ( k )  ] 
d^(k) + G ( k )  
u , ( k )  = d ( k  + 1 )  - d^(k) 
Here, it is assumed that the effects of all disturbance inputs will 
cause the state variables to deviate from the desired operating 
point, and the controller output will bring the perturbed states 
back to its equilibrium condition. Rejection of disturbances is 
related to the robustness of the controller. However, as far as the 
controller design is concerned, all these disturbance inputs do 
not contribute to a direct effect (thus, Lj2 does not appear in (6) 
and (7)). A complete control scheme with the addition of integral 
feedback is shown in Fig. 4. Notice that the feedback gain 
vector k is now replaced by k ;  and k:. 
C. Linear Optimal Control 
By state-feedback techniques, the closed-loop poles can be 
allocated to any position. However, perturbations in input volt- 
age and load current, modeling errors, and many other factors 
constitute the variations of system parameters. In view of these 
parameter variations, a simple pole-allocation method using 
state-feedback techniques will usually lead to unsatisfactory sys- 
tem performance. 
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To guarantee that the regulator have good closed-loop behav- 
ior and to be relatively insensitive to system parameter variations 
and/or external disturbances (which implies good line and load 
regulations), the controller feedback gain vector has to be deter- 
mined optimally. The key to optimality is the choice of an 
appropriate performance index. By linear optimal control the- 
ory, the closed-loop poles can be assigned such that the domi- 
nant poles are close to the desired locations and that the remain- 
ing poles be nondominant, i.e., far from the origin of the s 
plane and in a Butterworth pattern. Such an optimal controller 
provides a guaranteed reduction in sensitivity to plant parameter 
variations when compared with an equivalent open-loop system 
[ 1 11. In this problem, a suitable quadratic performance index for 
the digital controller can be determined using the design steps of 
the following algorithm (adapted from [12], [13], [17]). 
Algorithm 1: 
Step 1) Form a polynomial m ( z )  such that it has the desired 
dominant poles pi as its roots: 
n’ 
m ( z )  = i =  n 1 ( z  -Pi) (8) 
where n’ is the number of dominant poles. 
Step 2) Solve for the vector d according to: 
d’( 2 1 -  @)I’ = m( z)/det( Zl - @) 
Q = dd’ 
Step 3) Check that [@, d ]  is completely observable. 
Step 4) Define the performance index 
m 
J = C ( u i ( k ) * u  + xi(k)’Qixi(k))  (11) 
k=O 
where 
and where Q is symmetric, nonnegative definite and of order n 
(order of the open-loop unaugmented system). R and U are 
positive scalars. R is chosen to be sufficiently small so that it 
gives a more significant weight to the state error weighing 
matrix Q .  U is chosen to be between the value of R and the 
largest eigenvalue of Q .  
Step 5) Determine the optimal feedback gain vector 
Using the CAD tools, this design methodology promises to be a 
simple task. 
D. Plant with RHP Zeroes 
For a system with all zeroes in the LHP of the s plane, the 
quadratic performance index can be determined with dominant 
poles close to the zeroes of the system. However, when the 
zeroes are in the RHP of the s plane or outside the unit circle in 
the z plane (this is quite common for some kinds of dc-dc 
converters), the dominant poles cannot be chosen to be close to 
the “unstable” zeroes. Our approach to cater to this situation is 
as follows 
Algorithm 2 
For any RHP zero si = ui + j w i  in the s plane, choose the 
corresponding dominant pole to be located near the position 
s = - ui + joi. Correspondingly, when discrete-time domain is 
considered, for any “unstable” zero zi in the z plane, choose 
TABLE I 
COMPARISON OF DIFFERENT COMBINATIONS OF CONTROLLER 
AND OBSERVER ALGORITHMS FOR PLANT WITH POSSIBLE 
MIGRATIONS OF ZEROES FROM LHP TO RHP AND VICE VERSA 
Algorithm Algorithm 
for for 
Designing Designing 
Performance Choice k T  L 
1 LH LH Very poor 
2 LH RH Satisfactory 
3 RH LH Poor 
4 RH RH Satisfactory 
Table 1. b u n g  et al, IE-38, Feb 1991 
the corresponding dominant pole to be located near the position 
z = l / z , .  If necessary, modify the location of the dominant pole 
to make it sufficiently far from the stability boundary. 
Special attention has to be paid to the situations in which the 
perturbations to the system will cause the system zeroes to drift 
from the LHP to RHP and vice versa. In this case, as far as the 
controller design is concerned, two factors have to be consid- 
ered: 1) The model for designing the feedback gain vector k T  
may be invalid; 2) the model for designing the observer gain 
vector L may be invalid. The control scheme has to be deter- 
mined by considering different combinations of the above two 
factors. This can be summarized in Table I. 
In Table I, LH and RH refer to the algorithm that assumes 
that the system zeroes are in the LHP and RHP, respectively 
(therefore, RH in the second column corresponds to Algorithm 
2 stated above). Investigations on these combinations give the 
results shown in Table I, which can be explained as follows: 
When the locations of zeroes are actually in the RHP, both 
algorithms for determining k T  and L refer to invalid 
models in Choice 1, and the closed-loop system perfor- 
mance becomes very poor, whereas in the other choices, at 
least one model is valid, resulting in a better performance. 
Among Choices 2, 3, and 4, Choice 3 gives a poorer 
response and stability margin. This shows that the invalid- 
ity of the model for observer gain design plays a major 
role for performance degradation. 
Both Choices 2 and 4 give satisfactory results. Choice 2 
gives a better performance when the system zeroes are 
more often in the LHP. When the zeroes are more often in 
the RHP, Choice 4 is better. The final choice somewhat 
depends on how frequent the zeroes may be in the RHP. 
The next section gives an example to illustrate this control 
scheme. 
V .  APPLICATION EXAMPLE 
In this section, a dc-dc converter topology will be chosen as 
the plant to illustrate how the design methodology discussed, in 
the Section IV can be carried out. This plant is a published Cuk 
converter circuit by Middlebrook [14] and has a topology that is 
shown in Fig. 5 .  The advantage of using a published plant is that 
the intermediate results can be compared and checked with the 
published results as a reference. In addition, this circuit has the 
interesting property that under the desired operating point, the 
system will have two complex zeroes in the LHP,’ but when the 
operating condition alters due to load changes, the zeroes may 
shift to the RHP. The design procedure has been summarized in 
Fig. 2. The materials discussed hereafter are the procedures 
‘More generally, it has 4 zeroes if scalar D in equ. (7) is not equal to 0 
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1 L I  
Fig. 5 .  30-V, 1-A Cuk converter circuit. 
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Fig. 6. Bode diagram for the open-loop control-to-output transfer function 
(9, /a )  of the 30-V, 1-A Cuk converter. 
adop!ed after the open-loop control-to-output transfer function of 
the Cuk converter has been obtained. 
The identified open-loop system has frequency and phase 
response, as is shown in Fig. 6. Notice that besides the two 
complex zeroes, one more zero is identified, and it is located in 
the high-frequency region. However, within the bandwidth con- 
cerned, this zero does not contribute a significant effect. Under 
the criterion that the sampling time is at least 10 times smaller 
than the effective time constant of the system, a sampling 
frequency of 10 lcHz is selected. The control-to-output transfer 
function found can then be transformed into the following dis- 
crete-time state equation: 
3.6662 -5.2431 3.4865 -0.9099 
0 0 
0 
0 1 0 
1 
+ [$w) 
O,(k) = [ 10.9239 -18.1095 3.5938 3 .6405]x(k) .  
(15) 
It is found that when the load changes from 30 to 32 Q or 
higher, two zeroes will shift outside the unit circle in the z 
plane. The specifications assume a load variation from 25 to 34 
Q and input voltage variations from 21 to 29 V. Due to the 
significant shifts of zeroes, a compromise is adopted in that the 
controller is designed based on the model with R ,  = 30 0, but 
for the observer, the model with R ,  = 34 Q is used (Choice 2 
of Table I). The model with R ,  = 34 Q is given by 
3.6336 -5.1196 3.3375 -0.85171 
x ( k  + 1) = 
0 
1 0 0 
0 1 0 
0 0 1 
O,(k) = [ 13.0378 -27.8917 16.4579 -1.56171 
x w  (17) 
The design involves the determinations of the feedback gain 
vector k T  and the observer gain vector L .  The eigenvalues of 
the observer are chosen to correspond to 1500, 2500, 3500, and 
4500 rad/s in the s domain. Three dominant poles of the 
closed-loop system are chosen in such a way that two complex 
poles are close to the two complex zeroes in the s plane, and 
one dominant real pole is around lo00 Hz in the frequency 
domain (Algorithm 1). Based on the discussion of Section 
IV-C, the performance index can be determined: 
Choosing R to be 0.01 and U to be 0.1, the digital observer- 
controller compensator consists of the following vectors: 
k r  = [ 0.7438 -2.2930 2.3604 -0.81061 (18) 
k: = 1.8291 
11.0622 
Thus, every block in Fig. 4 is well defined, and an optimal 
digital controller for the Cuk converter is designed. 
The closed-loop response for a unit-step disturbance input to 
the system at the desired operating point (Vi, = 25 V, R ,  = 30 
n) is shown in Fig. 7. It can be seen that the responses are good 
in terms of overshoot, settling time, and fall time. The same 
responses for loads of 34 and 25 Q are shown in Fig. 8, and 
those for input voltages of 29 and 21 V are shown in Fig. 9. It 
can be seen that overall system stability can be retained, and the 
transient dynamics remain to be satisfactory. 
VI. CONCLUSION 
A new and general approach for controlling PWM-type 
switching dc-dc converters has been presented. Full understand- 
ing of the converter topologies and their ways of operation are 
not prerequisites for designing such a controller. The whole 
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0 10 20 30 4 0  
Time (ms) 
Fig. 7. Step disturbance-to-output response ( 0 ,  / G )  in the normal operat- 
ing point of 30-0 load and 25-V input voltage. 
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Fig. 8. Step disturbance-to-output response (9 ,  / 2) with an input voltage 
of 25 V but with loads of (a) 34 D and (b) 25 0. 
design procedure can be carried out automatically by a stan- 
dalone CAD package. Based on linear optimal control theory, a 
strategy for designing an optimal and robust digital controller for 
switching regulators has been described. Regarding the inherent 
system parameter variations, in particular, the shifts of system 
zeroes, special attention is given to the robustness of the con- 
troller to these perturbations. 
To highlight the direction of further development, first, it is 
noted that disturbances, including effects caused by possible 
links between inputs, are assumed to be adequately modeled as 
state perturbations, and improvements through the introduction 
of feedforward compensations may be investigated: second, it is 
noted that the work is mainly applicable to dc-dc converters of 
single operating point with small parameter variations. There- 
- 4  
0 10 20 30 40 
Time (ms) 
(a) 
12 , 
I 
0 10 20 30 40 
Time (ms) 
(b) 
Fig. 9. 
with input voltages of (a) 29 V and (b) 21 Q. 
fore, further work should be directed to multioperating point 
switching regulators with large variations in line voltage and 
output current. 
REFERENCES 
Step disturbance-to-output response (Do /&) with a load of 30-0 but 
[ l ]  R. D. Middlebrook and S .  Cuk, “A general unified approach to 
modelling switching-converter power stages,” in PESC ’76 
Rec,, 1976, pp. 18-34. 
S. Cuk and R. D. Middlebrook, “A general unified approach to 
modelling switching-converter in discontinuous conduction 
mode,” in PESC ’77 Rec., 1977, pp. 36-57. 
-, “Advances in switched-mode power conversion,” TES- 
LAco, vol. XI, pp. 311-330, 1984. 
-, “Advances in switched-mode power conversion,” TES- 
P. R. K. Chetty, “Modeling and design of switching regulators,” 
IEEE Trans. Aerospace Elec. Syst., vol. AES-18, no. 3, pp. 
333-344, May 1982. 
[6] F. E. Thau, “A feedback compensator design procedure for 
switching regulators,” IEEE Trans. Ind. Electron. Contr. 
Znstrum., vol. IECI-26, no. 2, pp. 104-110, May 1979. 
J. Peracaula, J. Bordonau, and X. Soler, “Analog versus digital 
control in power electronics: A performance comparison on 
controlled and switching converters,” in 2nd Euro. Conf. 
Power Electron. Appl.: EPE Proc., 1987, vol. 2, pp. 739-744. 
K. C. Daly and R. M. Tymerski, “The Design and control of 
dc-dc converters,” in Proc. Second Conf. Contr. Eng., 1982, 
[9] R. Red1 and N. 0. Sokal, “Current-mode control, five different 
types, used with the three basic classes of power converters: 
Small-signal a x .  and large-signal d.c. characterization, stability 
requirements, and implementation of practical circuits,” in 
PESC’M Rec., 1985, pp. 771-785. 
[lo] N. K. Sinha, Control Systems. New York: Holt, Rinehart and 
Winston: 1988, pp. 282-318. 
[11] B. D. 0. Anderson and J. B. Moore, Linear Optimal Control. 
Englewood Cliffs, NJ: Prentice-Hall, 1971, pp. 117- 143. 
[12] -, Linear Optimal Control. Englewood Cliffs, NJ: Pren- 
tice-Hall, 1971, pp. 227-246. 
[2] 
[3] 
[4] 
[SI 
LAco, vol. 111, pp. 347-353, 1984. 
[7] 
[8] 
pp. 91-99. 
I 
- .  
I l l 1 1  I I  ’ ”!lr‘7Wrl 111111 111111 Y 1 M l l l l l l l l l l l l  I 1 1 1 1 1  1 1 1 1 I I I  II 1111111 111 1111111 I 1  l l l lrl l l  111 1111 1111111111111 I U I I I  1111’111 111 11111 11111111’11 111111111 111 11111111111’ 1 1 1 1 1  1111111 
Authorized licensed use limited to: Hong Kong Polytechnic University. Downloaded on July 7, 2009 at 21:59 from IEEE Xplore.  Restrictions apply.
LEUNG et al.: CONTROL OF SWITCHING dc-dc CONVERTERS 7 1  
[131 K. J .  Astrom and B. Wittenmark, Computer Controlled Sys- 
tems: Theory and Design. Englewood Cliffs, NJ: Prentice- 
Hall, 1984, pp. 264-265. 
R. D. Middlebrook, “Modelling and design of the duk  con- 
verter,” in Proc. Powercon 6, Sixth Nut. Solid-State Power 
Conv. Conf., 1979, pp. G3-1-G3-14. 
P. Maranesi, L. Pinola, and V. Varoli, “Switched filter for the 
compensation of power processors,” in PESC ’89 Rec., 1989, 
S .  Cuk and R. D. Middlebrook, “Advances in switched-mode 
[I41 
[I51 
pp. 534-539. 
[I61 
power conversion,” TESLAco, vol. I, pp. 219-243, 1984. 
B. D. 0. Anderson and J. B. Moore, Optimal Control, Linear 
Quadratic Methods. Englewood Cliffs, NJ: Prentice-Hall, 
[18] B. C. Kuo, Automatic Control Systems (5th ed.). Englewood 
Cliffs, NJ: Prentice-Hall, 1987, pp. 179- 185. 
[19] S .  A. Billings, J. 0. Gray, and D. H. Owens, Nonlinear System 
Design. 
[I71 
1989, pp. 141-143. 
London: Peter Peregrinus Ltd., 1984, pp. 30-45. 
Authorized licensed use limited to: Hong Kong Polytechnic University. Downloaded on July 7, 2009 at 21:59 from IEEE Xplore.  Restrictions apply.
